Regviz

Microchip Technology /ATSAML11D14A /GCLK /SYNCBUSY

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYNCBUSY

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAML11E14A/GCLK/SYNCBUSY#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SWRST)SWRST 0 (GENCTRL0)GENCTRL0 0 (GENCTRL1)GENCTRL1 0 (GENCTRL2)GENCTRL2 0 (GENCTRL3)GENCTRL3 0 (GENCTRL4)GENCTRL4

Description

Synchronization Busy

Fields

SWRST

Software Reset Synchroniation Busy bit
GENCTRL0

Generic Clock Generator Control 0 Synchronization Busy bit
GENCTRL1

Generic Clock Generator Control 1 Synchronization Busy bit
GENCTRL2

Generic Clock Generator Control 2 Synchronization Busy bit
GENCTRL3

Generic Clock Generator Control 3 Synchronization Busy bit
GENCTRL4

Generic Clock Generator Control 4 Synchronization Busy bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data